The 74LVC1G16 provides a low-power, low-voltage single buffer.

The input can be driven from either 3.3 V or 5 V devices. This feature allows the use ofthis device in a mixed 3.3 V and 5 V environment.

This device is fully specified for partial power-down applications using IOFF.The IOFF circuitry disables the output, preventing the damaging backflowcurrent through the device when it is powered down.

Schmitt trigger action at all inputs makes the circuit highly tolerant of slower inputrise and fall times.

• Wide supply voltage range from 1.65 V to 5.5 V
• 5 V tolerant inputs for interfacing with 5 V logic
• High noise immunity
• Complies with JEDEC standard:
  • JESD8-7 (1.65 V to 1.95 V)
  • JESD8-5 (2.3 V to 2.7 V)
  • JESD8-B/JESD36 (2.7 V to 3.6 V)
• ESD protection:
  • HBM JESD22-A114F exceeds 2000 V
  • MM JESD22-A115-A exceeds 200 V
• ±24 mA output drive (VCC = 3.0 V)
• CMOS low power consumption
• Latch-up performance exceeds 250 mA
• Direct interface with TTL levels
• Inputs accept voltages up to 5 V
• Multiple package options
• Specified from -40 °C to +85 °C and -40 °C to +125 °C

• 74LVC1G11GW - 单路3输入与门
• 74AHCT240PW - 八位元缓冲器/线路驱动器；反相；3态
• 74LVC2G34GF - 双路缓冲器门
• 74ABT125PW - 四路缓冲器；3态
• BLF178P - 功率LDMOS晶体管
• CLF1G0035-100 - 宽带RF功率GaN HEMT
• 74HC4067BQ - 16通道模拟多路复用器/解复用器
• 74AUP1G374GS - 低功耗D型触发器；正沿触发器（三态）
• BLP05M7200 - Power LDMOS transistor
• 74HC(T)157 - 四路2输入多路复用器