The 74AXP2G17 is a dual Schmitt trigger buffer. It can transform slowly changing inputsignals into sharply defined, jitter-free output signals.

This device ensures very low static and dynamic power consumption across the entireVCC range from 0.7 V to 2.75 V. It is fully specified for partial powerdown applications using IOFF. The IOFF circuitry disables theoutput, preventing the potentially damaging backflow current through the device when itis powered down.

• Wide supply voltage range from 0.7 V to 2.75 V
• Low input capacitance; CI = 0.5 pF (typical)
• Low output capacitance; CO = 1.0 pF (typical)
• Low dynamic power consumption; CPD = 2.5 pF at VCC = 1.2 V(typical)
• Low static power consumption; ICC = 0.6 μA (85 °C maximum)
• High noise immunity
• Complies with JEDEC standard:
  • JESD8-12A.01 (1.1 V to 1.3 V)
  • JESD8-11A.01 (1.4 V to 1.6 V)
  • JESD8-7A (1.65 V to 1.95 V)
  • JESD8-5A.01 (2.3 V to 2.7 V)
• ESD protection:
  • HBM ANSI/ESDA/JEDEC JS-001 Class 2 exceeds 2 kV
  • CDM JESD22-C101E exceeds 1000 V
• Latch-up performance exceeds 100 mA per JESD 78 Class II
• Inputs accept voltages up to 2.75 V
• Low noise overshoot and undershoot < 10 % of VCC
• IOFF circuitry provides partial Power-down mode operation
• Multiple package options
• Specified from -40 °C to +85 °C

• BUK7Y22-100E - N沟道100 V，22 mΩ标准电平MOSFET，采用LFPAK56封装
• PCF1175CT - 4位双LCD汽车时钟
• SOD123W_SOD128 - 60 V and 100 V, 1 A to 3 A low leakage current Schottky barrier rectifiers
• BZX84-C51 - 稳压器二极管
• PDTC115EMB - NPN配电阻晶体管；R1 = 100 kΩ，R2 = 100 kΩ
• 74AUP2G240GM - 低功耗双路反相缓冲器/线路驱动器；3态
• PHPT60406PY - 40 V、6A PNP高功率双极性晶体管
• 74HC08D - 四路2输入与门
• 74HC(T)1G125 - 总线缓冲器/线路驱动器；3态
• BLC8G27LS-60AVH - Power LDMOS transistor