NXP,NXP公司,NXP代理商
NXP(恩智浦)|NXP产品型号搜索
专营NXP元器件,强大的现货交付能力,解决您的采购难题
全流程提供NXP恩智浦现货供应链服务
当前位置:NXP代理商 > > NXP芯片 >> PCA9641
PCA9641技术文档下载:
PCA9641技术文档产品手册下载
承诺原装正品
专营NXP,真正优化您的供应链
PCA9641产品应用图解:
PCA9641产品封装图一
PCA9641产品封装图二
NXP产品 - PCA9641介绍
PCA9641 - 2-channel I2C-bus master arbiter

PCA9641是NXP公司的一款I2C增强快速模式产品,PCA9641是2-channel I2C-bus master arbiter,本站介绍了PCA9641的封装应用图解、特点和优点、功能等,并给出了与PCA9641相关的NXP元器件型号供参考。

PCA9641 - 2-channel I2C-bus master arbiter - I2C增强快速模式 - I2C - 恩智浦, LLC

产品描述

The PCA9641 is a 2-to-1 I2C master demultiplexer with an arbiter function. It is designedfor high reliability dual master I2C-bus applications where correct system operation isrequired, even when two I2C-bus masters issue their commands at the same time. Thearbiter will select a winner and let it work uninterrupted, and the losing master will takecontrol of the I2C-bus after the winner has finished. The arbiter also allows for queuedrequests where a master requests the downstream bus while the other master hascontrol.

A race condition occurs when two masters try to access the downstream I2C-bus atalmost the same time. The PCA9641 intelligently selects one winning master and thelosing master gains control of the bus after the winning master gives up the bus or thereserve time has expired.

Multiple transactions can be done without interruption. The time needed for multipletransactions on the downstream bus can be reserved by programming the Reserve Timeregister. During the reserve time, the downstream bus cannot be lost.

Software reset allows a master to send a reset through the I2C-bus to put the PCA9641’sregisters into the power-on reset condition.

The Device ID of the PCA9641 can be read by the master and includes manufacturer,device type and revision.

When there is no activity on the downstream I2C-bus over 100 ms, optionally thePCA9641 will disconnect the downstream bus to both masters to avoid a lock-up on theI2C-bus.

The interrupt outputs are used to provide an indication of which master has control of thebus, and which master has lost the downstream bus. One interrupt input (INT_IN) collectsdownstream information and propagates it to the two upstream I2C-buses (INT0 andINT1) if enabled. INT0 and INT1 are also used to let the master know if the shared mailbox has any new mail or if the outgoing mail has not been read by the other master. Thoseinterrupts can be disabled and will not generate an interrupt if the masking option is set.

The pass gates of the switches are constructed such that the VDD pin can be used to limitthe maximum high voltage, which will be passed by the PCA9641. This allows the use ofdifferent bus voltages on each pair, so that 1.8 V, 2.5 V, or 3.3 V devices can communicatewith 3.3 V devices without any additional protection.

The PCA9641 does not isolate the capacitive loading on either side of the device, so thedesigner must take into account all trace and device capacitances on both sides of thedevice, and pull-up resistors must be used on all channels.

External pull-up resistors pull the bus to the desired voltage level for each channel. All I/Opins are 3.6 V tolerant.

An active LOW reset input allows the PCA9641A to be initialized. Pulling the RESET pinLOW resets the I2C-bus state machine and configures the device to its default state asdoes the internal Power-On Reset (POR) function.

产品特性和优势
下面可能是您感兴趣的NXP公司I2C增强快速模式元器件
  • PDTA143XMB - PNP配电阻晶体管;R1 = 4.7 kΩ,R2 = 10 kΩ
  • HEF4007UBT - 双互补对和反相器
  • PBLS1501Y; PBLS1501V - 15 V PNP BISS负载开关
  • 74HC367PW - 六位元缓冲器/线路驱动器;3态
  • 74HC3G04GD - 反相器
  • UBA2213BT - 用于升压CFL的不可调光驱动器IC
  • BGA7130 - 400 MHz至2700 MHz 1 W高线性度硅放大器
  • 74AUP3G07GD - 低功耗三路缓冲器,带开漏输出
  • PESD5V0S1BL - 低电容双向ESD保护二极管
  • 74HC4515D - 4至16线路解码器/解复用器,具有输入锁存器;反相
  • 节约时间成本,提高采购效率,NXP官网授权代理
    NXP|NXP公司|NXP芯片|NXP恩智浦半导体授权中国代理商
    NXP公司产品现货专家,订购NXP公司产品不限最低起订量,NXP芯片大陆现货即时发货,香港库存3-5天发货,海外库存7-10天发货
    寻找全球NXP代理商现货货源 - NXP公司(恩智浦)电子元件在线订购