PCA9641 - 2-channel I2C-bus master arbiter

PCA9641是NXP恩智浦公司的一款I²C增强快速模式产品，PCA9641是2-channel I2C-bus master arbiter，本站介绍了PCA9641的封装应用图解、特点和优点、功能等，并给出了与PCA9641相关的NXP元器件型号供参考。

PCA9641 - 2-channel I2C-bus master arbiter - I²C增强快速模式 - I²C - 恩智浦

产品描述

The PCA9641 is a 2-to-1 I2C master demultiplexer with an arbiter function. It is designedfor high reliability dual master I2C-bus applications where correct system operation isrequired, even when two I2C-bus masters issue their commands at the same time. Thearbiter will select a winner and let it work uninterrupted, and the losing master will takecontrol of the I2C-bus after the winner has finished. The arbiter also allows for queuedrequests where a master requests the downstream bus while the other master hascontrol.

A race condition occurs when two masters try to access the downstream I2C-bus atalmost the same time. The PCA9641 intelligently selects one winning master and thelosing master gains control of the bus after the winning master gives up the bus or thereserve time has expired.

Multiple transactions can be done without interruption. The time needed for multipletransactions on the downstream bus can be reserved by programming the Reserve Timeregister. During the reserve time, the downstream bus cannot be lost.

Software reset allows a master to send a reset through the I2C-bus to put the PCA9641’sregisters into the power-on reset condition.

The Device ID of the PCA9641 can be read by the master and includes manufacturer,device type and revision.

When there is no activity on the downstream I2C-bus over 100 ms, optionally thePCA9641 will disconnect the downstream bus to both masters to avoid a lock-up on theI2C-bus.

The interrupt outputs are used to provide an indication of which master has control of thebus, and which master has lost the downstream bus. One interrupt input (INT_IN) collectsdownstream information and propagates it to the two upstream I2C-buses (INT0 andINT1) if enabled. INT0 and INT1 are also used to let the master know if the shared mailbox has any new mail or if the outgoing mail has not been read by the other master. Thoseinterrupts can be disabled and will not generate an interrupt if the masking option is set.

The pass gates of the switches are constructed such that the VDD pin can be used to limitthe maximum high voltage, which will be passed by the PCA9641. This allows the use ofdifferent bus voltages on each pair, so that 1.8 V, 2.5 V, or 3.3 V devices can communicatewith 3.3 V devices without any additional protection.

The PCA9641 does not isolate the capacitive loading on either side of the device, so thedesigner must take into account all trace and device capacitances on both sides of thedevice, and pull-up resistors must be used on all channels.

External pull-up resistors pull the bus to the desired voltage level for each channel. All I/Opins are 3.6 V tolerant.

An active LOW reset input allows the PCA9641A to be initialized. Pulling the RESET pinLOW resets the I2C-bus state machine and configures the device to its default state asdoes the internal Power-On Reset (POR) function.

产品特性和优势

下面可能是您感兴趣的恩智浦公司I²C增强快速模式元器件

NXP公司产品现货专家，订购恩智浦公司产品不限最低起订量，NXP恩智浦产品大陆现货即时发货，香港库存3-5天发货，海外库存7-10天发货

寻找全球NXP代理商现货货源 - NXP公司（恩智浦）电子元件在线订购