

- PTVS18VS1UR,115 - 未分类 > 未分类
- 74AHC2G08GD,125 - 集成电路(IC) > 逻辑 > 门和反相器
- SC28L91A1A,512 - 集成电路(IC) > 接口 > UART(通用异步接收器发送器)
- LPC1765FET100,551 - 集成电路(IC) > 嵌入式 > 微控制器
- MKV11Z64VFM7 - 集成电路(IC) > 嵌入式 > 微控制器
- BC638,116 - 分立半导体产品 > 晶体管 > 双极(BJT) > 单双极晶体管
- 74HC7541D,112 - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- PEMB19,115 - 分立半导体产品 > 晶体管 > 双极(BJT) > 双极晶体管阵列,预偏置
- TDA9886HN/V4,118 - 集成电路(IC) > 线性 > 视频处理
- MPC8308CZQAGD - 集成电路(IC) > 嵌入式 > 微处理器
- TDF8599ATH/N2,512 - 集成电路(IC) > 线性 > 放大器 > 音频放大器
- TDA1572T/V3,115 - 射频和无线 > 射频接收器
- PEMI2QFN/LG,115 - 滤波器 > EMI/RFI 滤波器(LC,RC 网络)
- MC33PF8200ESES - 集成电路(IC) > 电源管理(PMIC) > 电源管理 - 专用
- 74LVC1G175GM,115 - 集成电路(IC) > 逻辑 > 触发器
- MCXA133VLF - 集成电路(IC) > 嵌入式 > 微控制器
- S912ZVC19F0VLF - 集成电路(IC) > 嵌入式 > 微控制器
- 74AHCT377D,112 - 集成电路(IC) > 逻辑 > 触发器
- 74HC594DB,112 - 集成电路(IC) > 逻辑 > 移位寄存器
- S32M274LHABMKHSR - 集成电路(IC) > 嵌入式 > 微控制器



PTN3366BS - Low power HDMI/DVI level shifter with active DDC buffer, supporting 3 Gbit/s operation
PTN3366BS是NXP恩智浦公司的一款高速多路复用器产品,PTN3366BS是Low power HDMI/DVI level shifter with active DDC buffer, supporting 3 Gbit/s operation,本站介绍了PTN3366BS的封装应用图解、特点和优点、功能等,并给出了与PTN3366BS相关的NXP元器件型号供参考。
PTN3366BS - Low power HDMI/DVI level shifter with active DDC buffer, supporting 3 Gbit/s operation - 高速多路复用器 - DisplayPort - 恩智浦
PTN3366 is a low power, high-speed level shifter device which converts four lanes of low-swingAC-coupled differential input signals to DVI v1.0 and HDMI v1.4b compliant open-draincurrent-steering differential output signals, up to 3 Gbit/s per lane to support 36-bitdeep color mode, 4K × 2K video format or 3D video data transport. Each of these lanesprovides a level-shifting differential active buffer, with built-in Equalization, totranslate from low-swing AC-coupled differential signaling on the source side, toTMDS-type DC-coupled differential current-mode signaling terminated into 50 Ω to 3.3 Von the sink side. Additionally, the PTN3366 provides a single-ended active buffer forvoltage translation of the HPD signal from 5 V on the sink side to 3.3 V on the sourceside and provides a channel with active buffering and level shifting of the DDC channel(consisting of a clock and a data line) between 3.3 V source-side and 5 V sink-side. TheDDC channel is implemented using active I2C-bus buffer technology providingredriving and level shifting as well as disablement (isolation between source and sink)of the clock and data lines.
The low-swing AC-coupled differential input signals to the PTN3366 typically come from adisplay source with multi-mode I/O, which supports multiple display standards, forexample, DisplayPort, HDMI and DVI. While the input differential signals are configuredto carry DVI or HDMI coded data, they do not comply with the electrical requirements ofthe DVI v1.0 or HDMI v1.4b specification. By using PTN3366, chip set vendors are able toimplement such reconfigurable I/Os on multi-mode display source devices, allowing thesupport of multiple display standards while keeping the number of chip set I/O pinslow.
The PTN3366 main high-speed differential lanes feature low-swing self-biasingdifferential inputs which are compliant to the electrical specifications of DisplayPortStandard v1.2a and/or PCI Express Standard v1.1, and open-drain current-steeringdifferential outputs compliant to DVI v1.0 and HDMI v1.4b electrical specifications. TheI2C-bus channel actively buffers as well as level-translates the DDCsignals. The PTN3366 supports standby mode in order to minimize current consumption whenHot Plug Detect signal HPD_SINK is LOW.
PTN3366 is powered from a single 3.3 V power supply consuming a small amount of power (72mW typical) and is offered in a 32-terminal HVQFN32 package.
- High-speed TMDS level shifting
- Converts four lanes of low-swing AC-coupled differential inputsignals to DVI v1.0 and HDMI v1.4b compliant open-draincurrent-steering differential output signals
- TMDS level shifting operation up to 3 Gbit/s per lane (300 MHz TMDSclock) supporting 4K × 2K 3 Gbit/s and 3D video formats
- Programmable receive equalization
- Integrated 50 Ω termination resistors for self-biasing differentialinputs
- Back-current safe outputs to disallow current when device power isoff and monitor is on
- Disable feature to turn off TMDS inputs and outputs and to enterlow-power condition
- Selectable differential output termination on TMDS channels
- DDC level shifting
- Integrated DDC buffering and level shifting (3.3 V source to 5 V sinkside and vice versa)
- Rise time accelerator on connector side DDC ports
- Up to 400 kHz I2C-bus clock frequency
- Back-power safe sink-side terminals to disallow backdrive currentwhen power is off or when DDC is not enabled
- HPD level shifting
- HPD non-inverting level shift from 0 V on the sink side to 0 V on thesource side, or from 5 V on the sink side to 3.3 V on the sourceside
- Integrated 200 kΩ pull-down resistor on HPD sink input guarantees‘input LOW’ when no display is plugged in
- Back-power safe design on HPD_SINK to disallow backdrive current whenpower is off
- General
- Power supply 3.3 V
- ESD resilience to 8 kV HBM, 1 kV CDM
- Power-saving modes
- Back-current-safe design on all sink-side main link, DDC and HPDterminals
- Transparent operation: no retiming or software configurationrequired
- 32-terminal HVQFN32 package
- PC motherboard/graphics card
- Docking station
- SSL5235TE - 带集成式550 V 5 Ω MOSFET的紧凑型高功率因素可调光LED驱动器(v1)
- BUK7Y43-60E - N-channel 60 V, 43 mΩ standard level MOSFET in LFPAK56
- 74HCT1G00GV - 2输入与非门
- P5CD016UD - 安全双接口和接触式PKI智能卡控制器
- 74AUP1G04GM - 低功耗反相器
- BUK7Y25-40B - N沟道TrenchMOS标准电平FET
- 74AUP1G98 - 低功耗可配置多功能门
- NE57810TK - 高级DDR存储器端接电源,采用外部基准电压
- PDTA143XM - PNP配电阻晶体管;R1 = 4.7 kΩ,R2 = 10 kΩ
- 74HCT08BQ - 四路2输入与门



