The 74AUP3G16 is a triple buffer.

Schmitt trigger action at all inputs makes the circuit tolerant of slower input rise andfall times.

This device ensures a very low static and dynamic power consumption across the entireVCC range from 0.8 V to 3.6 V.

This device is fully specified for partial Power-down applications using IOFF.The IOFF circuitry disables the output, preventing a damaging backflowcurrent through the device when it is powered down.

• Wide supply voltage range from 0.8 V to 3.6 V
• High noise immunity
• Complies with JEDEC standards:
  • JESD8-12 (0.8 V to 1.3 V)
  • JESD8-11 (0.9 V to 1.65 V)
  • JESD8-7 (1.2 V to 1.95 V)
  • JESD8-5 (1.8 V to 2.7 V)
  • JESD8-B (2.7 V to 3.6 V)

• ESD protection:
  • HBM JESD22-A114F Class 3A exceeds 5000 V
  • MM JESD22-A115-A exceeds 200 V
  • CDM JESD22-C101E exceeds 1000 V
• Low static power consumption; ICC = 0.9 μA (maximum)
• Latch-up performance exceeds 100 mA per JESD 78B Class II
• Inputs accept voltages up to 3.6 V
• Low noise overshoot and undershoot < 10 % of VCC
• IOFF circuitry provides partial Power-down mode operation
• Multiple package options
• Specified from -40 °C to +85 °C and -40 °C to +125 °C

• 2PC4081 - NPN通用晶体管
• 74LVCV2G66DC - 过压容限双向开关
• PLVA653A - 低压雪崩稳压器二极管
• 74AUP2G58GU - Low-power dual PCB configurable multiple function gate
• PCA9601 - 双路双向总线缓冲器
• PBSS301PX - 12 V、5.3 A PNP低VCEsat (BISS)晶体管
• 74AUP2G86 - 低功耗双路2输入异或门
• PTVS30VP1UTP - 高温600 W瞬态电压抑制器
• PZU18B2L - 单倍齐纳二极管
• TEA1733T - 低压启动的在定频/CCM下工作的反激控制器