The 74LVC30A is an 8-input NAND gate.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of thesedevices in a mixed 3.3 V and 5 V environment.

Schmitt trigger action at all inputs makes the circuit tolerant for slower input rise and falltime.

This device is fully specified for partial power-down applications using IOFF.The IOFF circuitry disables the output, preventing the damaging backflow current throughthe device when it is powered down.

• Wide supply voltage range from 1.2 V to 3.6 V
• Inputs accept voltages up to 5.5 V
• CMOS low power consumption
• Direct interface with TTL levels
• Complies with JEDEC standard:
  • JESD8-7A (1.65 V to 1.95 V)
  • JESD8-5A (2.3 V to 2.7 V)
  • JESD8-C/JESD36 (2.7 V to 3.6 V)
• ESD protection:
  • HBM JEDEC JS-001-2012 exceeds 2000 V
  • MM JESD22-A115-C exceeds 200 V
  • CDM JESD22-C101F exceeds 1000 V
• Specified from ?40 °C to +85 °C and ?40 °C to +125 °C

• 74AXP1G11 - Low-power 3-input AND gate
• 74LVC2GU04 - 双路反相器
• 74LVC2G34GF - 双路缓冲器门
• BF991 - N沟道双栅极MOSFET
• PTVS22VS1UR - 400 W瞬态电压抑制器
• PUMB4 - PNP/PNP配电阻晶体管；R1 = 10 kOhm，R2 = 开路
• BUK92150-55A - N沟道TrenchMOS逻辑电平FET
• 74AUP2G00GM - 低功耗双路2输入与非门
• BZX84-B8V2 - 稳压器二极管
• 74ABT245 - 八进制收发器，具有方向针脚（3态）