The 74LVC30A is an 8-input NAND gate.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of thesedevices in a mixed 3.3 V and 5 V environment.

Schmitt trigger action at all inputs makes the circuit tolerant for slower input rise and falltime.

This device is fully specified for partial power-down applications using IOFF.The IOFF circuitry disables the output, preventing the damaging backflow current throughthe device when it is powered down.

• Wide supply voltage range from 1.2 V to 3.6 V
• Inputs accept voltages up to 5.5 V
• CMOS low power consumption
• Direct interface with TTL levels
• Complies with JEDEC standard:
  • JESD8-7A (1.65 V to 1.95 V)
  • JESD8-5A (2.3 V to 2.7 V)
  • JESD8-C/JESD36 (2.7 V to 3.6 V)
• ESD protection:
  • HBM JEDEC JS-001-2012 exceeds 2000 V
  • MM JESD22-A115-C exceeds 200 V
  • CDM JESD22-C101F exceeds 1000 V
• Specified from ?40 °C to +85 °C and ?40 °C to +125 °C

• HEF4077BT - 四路异或非门
• 74AUP1GU04GX - 低功耗非缓冲反相器
• 74LV164D - 8位串行输入/并行输出移位寄存器
• 74AVCH20T245 - 20位双电源转换收发器，带可配置电压转换功能；3态
• PCA9575PW1 - 带有复位和中断的16位I2C总线和SMBus、电平变换、低电压GPIO
• TDZ30J - 单倍齐纳二极管
• PESD3V3L2BT - 采用SOT23封装的低电容双向双ESD保护二极管
• PESD24VS2UQ - 采用SOT663封装的双ESD保护二极管
• PMZB600UNE - 20 V，N沟道Trench MOSFET
• BC846 - 65 V，100 mA NPN通用晶体管