The 74LVC30A is an 8-input NAND gate.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of thesedevices in a mixed 3.3 V and 5 V environment.

Schmitt trigger action at all inputs makes the circuit tolerant for slower input rise and falltime.

This device is fully specified for partial power-down applications using IOFF.The IOFF circuitry disables the output, preventing the damaging backflow current throughthe device when it is powered down.

• Wide supply voltage range from 1.2 V to 3.6 V
• Inputs accept voltages up to 5.5 V
• CMOS low power consumption
• Direct interface with TTL levels
• Complies with JEDEC standard:
  • JESD8-7A (1.65 V to 1.95 V)
  • JESD8-5A (2.3 V to 2.7 V)
  • JESD8-C/JESD36 (2.7 V to 3.6 V)
• ESD protection:
  • HBM JEDEC JS-001-2012 exceeds 2000 V
  • MM JESD22-A115-C exceeds 200 V
  • CDM JESD22-C101F exceeds 1000 V
• Specified from ?40 °C to +85 °C and ?40 °C to +125 °C

• 74AUP1G19GW - 低功耗2选1解码器/解复用器
• PCAL9538APW - 带有中断、复位和灵活I/O的低电压8位I2C总线和SMBus低功率I/O端口
• HTMS8201FUG - HITAG μ (ISO14223)和(ISO11784/85)应答器IC
• 74HCT244BQ - 八进制缓冲器/线路驱动器；3态
• BZX585-C2V4 - 稳压器二极管
• 74VHCT14PW - 十六进制反相施密特触发器
• HEF40175BTT - 四路D型触发器
• SCC2691 - 通用异步接收器/发送器(UART)
• TJA1050T - 高速CAN收发器
• BSR56 - N沟道FET