The 74LVC30A is an 8-input NAND gate.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of thesedevices in a mixed 3.3 V and 5 V environment.

Schmitt trigger action at all inputs makes the circuit tolerant for slower input rise and falltime.

This device is fully specified for partial power-down applications using IOFF.The IOFF circuitry disables the output, preventing the damaging backflow current throughthe device when it is powered down.

• Wide supply voltage range from 1.2 V to 3.6 V
• Inputs accept voltages up to 5.5 V
• CMOS low power consumption
• Direct interface with TTL levels
• Complies with JEDEC standard:
  • JESD8-7A (1.65 V to 1.95 V)
  • JESD8-5A (2.3 V to 2.7 V)
  • JESD8-C/JESD36 (2.7 V to 3.6 V)
• ESD protection:
  • HBM JEDEC JS-001-2012 exceeds 2000 V
  • MM JESD22-A115-C exceeds 200 V
  • CDM JESD22-C101F exceeds 1000 V
• Specified from ?40 °C to +85 °C and ?40 °C to +125 °C

• 74LVC1G125GN - 总线缓冲器/线路驱动器；3态
• NZX10B - 单倍齐纳二极管
• 74LVC1G66GV - 双向开关
• XC7SH02GV - 2输入或非门
• 74CBTLV1G125GS - 单路总线开关
• PSMN0R9-25YLC - N沟道25 V 0.99 m?逻辑电平MOSFET，采用LFPAK封装，使用NextPower技术
• BAV23A - 两个高压开关二极管
• SCC2681 - 双通道异步接收器/发送器(DUART)
• 74AUP1GU04GN - 低功耗非缓冲反相器
• 74HCT109D - 带设置和复位功能的双频JK触发器；正沿触发器