The 74AUP3G16 is a triple buffer.

Schmitt trigger action at all inputs makes the circuit tolerant of slower input rise andfall times.

This device ensures a very low static and dynamic power consumption across the entireVCC range from 0.8 V to 3.6 V.

This device is fully specified for partial Power-down applications using IOFF.The IOFF circuitry disables the output, preventing a damaging backflowcurrent through the device when it is powered down.

• Wide supply voltage range from 0.8 V to 3.6 V
• High noise immunity
• Complies with JEDEC standards:
  • JESD8-12 (0.8 V to 1.3 V)
  • JESD8-11 (0.9 V to 1.65 V)
  • JESD8-7 (1.2 V to 1.95 V)
  • JESD8-5 (1.8 V to 2.7 V)
  • JESD8-B (2.7 V to 3.6 V)

• ESD protection:
  • HBM JESD22-A114F Class 3A exceeds 5000 V
  • MM JESD22-A115-A exceeds 200 V
  • CDM JESD22-C101E exceeds 1000 V
• Low static power consumption; ICC = 0.9 μA (maximum)
• Latch-up performance exceeds 100 mA per JESD 78B Class II
• Inputs accept voltages up to 3.6 V
• Low noise overshoot and undershoot < 10 % of VCC
• IOFF circuitry provides partial Power-down mode operation
• Multiple package options
• Specified from -40 °C to +85 °C and -40 °C to +125 °C

• PCF2123U - SPI实时时钟/日历
• PIMC31 - 500 mA、50 V NPN/PNP配电阻双晶体管；R1 = 1 kOhm，R2 = 10 kOhm
• 74ALVCH16501DGG - 18位通用总线收发器；3态
• XC7SH86GW - 2输入异或门
• 74AHC(T)257 - 四路2输入多路复用器；3态
• 74LVC1G10GM - 单路3输入与非门
• 74HCT9114D - 九位宽施密特触发缓冲器；开漏输出；反相
• HEF4070BT - 四路异或门
• PMBT4401YS - 40 V, 600 mA, double NPN switching transistor
• PZU7.5B1A - 单倍齐纳二极管