The 74LVC3G16 provides three buffers.

The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use ofthe 74LVC3G16 as a translator in a mixed 3.3 V and 5 V environment.

This device is fully specified for partial power-down applications using IOFF.The IOFF circuitry disables the output, preventing a damaging backflowcurrent through the device when it is powered down.

• Wide supply voltage range from 1.65 V to 5.5 V
• 5 V tolerant input/output for interfacing with 5 V logic
• High noise immunity
• Complies with JEDEC standard:
  • JESD8-7 (1.65 V to 1.95 V)
  • JESD8-5 (2.3 V to 2.7 V)
  • JESD8B/JESD36 (2.7 V to 3.6 V)
• ESD protection:
  • HBM JESD22-A114F exceeds 2000 V
  • MM JESD22-A115-A exceeds 200 V
• ±24 mA output drive (VCC = 3.0 V)
• CMOS low power consumption
• Latch-up performance exceeds 250 mA
• Direct interface with TTL levels
• Multiple package options
• Specified from -40 °C to +85 °C and -40 °C to +125 °C

• PMN27UP - 20 V，5.7 A P沟道Trench MOSFET
• PMEG4005AEA - 极低VF MEGA肖特基势垒整流二极管
• BZB784-C6V8 - 双倍稳压器二极管
• 74HCT541D - 八频缓冲器/线路驱动器（三态）
• PMBT3906 - PNP开关晶体管
• BZT52H-C4V3 - 采用SOD123F封装的单倍齐纳二极管
• 74HCT1G125GW - 总线缓冲器/线路驱动器；3态
• 74LVC1G16 - Single buffer
• 74HC4002PW - 双路4输入或非门
• BZX585-C6V8 - 稳压器二极管