The 74LVC3G16 provides three buffers.

The inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use ofthe 74LVC3G16 as a translator in a mixed 3.3 V and 5 V environment.

This device is fully specified for partial power-down applications using IOFF.The IOFF circuitry disables the output, preventing a damaging backflowcurrent through the device when it is powered down.

• Wide supply voltage range from 1.65 V to 5.5 V
• 5 V tolerant input/output for interfacing with 5 V logic
• High noise immunity
• Complies with JEDEC standard:
  • JESD8-7 (1.65 V to 1.95 V)
  • JESD8-5 (2.3 V to 2.7 V)
  • JESD8B/JESD36 (2.7 V to 3.6 V)
• ESD protection:
  • HBM JESD22-A114F exceeds 2000 V
  • MM JESD22-A115-A exceeds 200 V
• ±24 mA output drive (VCC = 3.0 V)
• CMOS low power consumption
• Latch-up performance exceeds 250 mA
• Direct interface with TTL levels
• Multiple package options
• Specified from -40 °C to +85 °C and -40 °C to +125 °C

• HEF4014B - 8位静态移位寄存器
• HEF4069UB - 六频逆变器
• BZX84-C11 - 稳压器二极管
• PDTC143EMB - NPN配电阻晶体管；R1 = 4.7 kΩ，R2 = 4.7 kΩ
• 74LVC2G04GW - 双频逆变器
• TJA1020 - LIN收发器
• PTVS7V5U1UPA - 300 W瞬态电压抑制器
• BZX84J-B7V5 - 单倍齐纳二极管
• BZX84J-C18 - 单倍齐纳二极管
• SAF3600EL - Digital radio and processing system-on-chip