The 74LVC30A is an 8-input NAND gate.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of thesedevices in a mixed 3.3 V and 5 V environment.

Schmitt trigger action at all inputs makes the circuit tolerant for slower input rise and falltime.

This device is fully specified for partial power-down applications using IOFF.The IOFF circuitry disables the output, preventing the damaging backflow current throughthe device when it is powered down.

• Wide supply voltage range from 1.2 V to 3.6 V
• Inputs accept voltages up to 5.5 V
• CMOS low power consumption
• Direct interface with TTL levels
• Complies with JEDEC standard:
  • JESD8-7A (1.65 V to 1.95 V)
  • JESD8-5A (2.3 V to 2.7 V)
  • JESD8-C/JESD36 (2.7 V to 3.6 V)
• ESD protection:
  • HBM JEDEC JS-001-2012 exceeds 2000 V
  • MM JESD22-A115-C exceeds 200 V
  • CDM JESD22-C101F exceeds 1000 V
• Specified from ?40 °C to +85 °C and ?40 °C to +125 °C

• PCA9849BS - 4-channel ultra-low voltage, Fm+ I2C-bus multiplexer with reset
• BZT52H-C62 - 采用SOD123F封装的单倍齐纳二极管
• PCA9533 - 4位I2C总线LED调光器
• 74HC193DB - 可预置同步4位二进制上行/下行计数器
• NVT2002DP - 适用于开漏和推挽应用的双向电压电平变换器
• RB751 series - 单倍肖特基势垒二极管
• PZU7.5BA - 单倍齐纳二极管
• UJA1061TW - 容错CAN/LIN故障安全系统基础芯片
• PDTA144WT - PNP配电阻晶体管；R1 = 47 kOhm，R2 = 22 kOhm
• PDTA124TM - PNP配电阻晶体管；R1 = 22 kOhm，R2 = 开路