The 74LVC30A is an 8-input NAND gate.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of thesedevices in a mixed 3.3 V and 5 V environment.

Schmitt trigger action at all inputs makes the circuit tolerant for slower input rise and falltime.

This device is fully specified for partial power-down applications using IOFF.The IOFF circuitry disables the output, preventing the damaging backflow current throughthe device when it is powered down.

• Wide supply voltage range from 1.2 V to 3.6 V
• Inputs accept voltages up to 5.5 V
• CMOS low power consumption
• Direct interface with TTL levels
• Complies with JEDEC standard:
  • JESD8-7A (1.65 V to 1.95 V)
  • JESD8-5A (2.3 V to 2.7 V)
  • JESD8-C/JESD36 (2.7 V to 3.6 V)
• ESD protection:
  • HBM JEDEC JS-001-2012 exceeds 2000 V
  • MM JESD22-A115-C exceeds 200 V
  • CDM JESD22-C101F exceeds 1000 V
• Specified from ?40 °C to +85 °C and ?40 °C to +125 °C

• JN5161/64/68 - IEEE802.15.4无线微控制器
• 1PS70SB10 - 单倍肖特基势垒二极管
• BZB84-B4V7 - 双倍齐纳二极管
• 74AHC1G07GW - 缓冲器，带开漏输出
• 74AUP1G79GM - 低功耗D型触发器；正沿触发器
• MF3ICD8101DUD - MIFARE DESFire EV1非接触式多用途芯片
• P5CC037HN - 安全接触式PKI智能卡控制器
• 74AUP1G86GX - 低功耗2输入异或门
• P5CD080 - 安全双接口和接触式PKI智能卡控制器
• PDTC143ZQA - 50 V, 100 mA NPN resistor-equipped transistors