The 74LVC30A is an 8-input NAND gate.

Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of thesedevices in a mixed 3.3 V and 5 V environment.

Schmitt trigger action at all inputs makes the circuit tolerant for slower input rise and falltime.

This device is fully specified for partial power-down applications using IOFF.The IOFF circuitry disables the output, preventing the damaging backflow current throughthe device when it is powered down.

• Wide supply voltage range from 1.2 V to 3.6 V
• Inputs accept voltages up to 5.5 V
• CMOS low power consumption
• Direct interface with TTL levels
• Complies with JEDEC standard:
  • JESD8-7A (1.65 V to 1.95 V)
  • JESD8-5A (2.3 V to 2.7 V)
  • JESD8-C/JESD36 (2.7 V to 3.6 V)
• ESD protection:
  • HBM JEDEC JS-001-2012 exceeds 2000 V
  • MM JESD22-A115-C exceeds 200 V
  • CDM JESD22-C101F exceeds 1000 V
• Specified from ?40 °C to +85 °C and ?40 °C to +125 °C

• NTB0101GW - 双电源转换收发器；自动方向感应；3态
• SA601DK - 低压LNA和混频器 - 1 GHz
• 74AUP3G0434GN - 低功耗双路反相器和单路缓冲器
• PCF8523 - 实时时钟(RTC)和日历
• TJA1028 - 集成电压调节器的LIN收发器
• 74LVT32374EC - 3.3 V 32位边沿触发D型触发器（三态）
• 74LVC1G10GV - 单路3输入与非门
• P5CD040UA - 安全双接口和接触式PKI智能卡控制器
• 74LVC257APW - 四路2输入多路复用器，带5 V容压输入/输出；3态
• BAT160C - 双倍肖特基势垒二极管