The 74LVC2G16 provides two buffers.

Inputs can be driven from either 3.3 V or 5 V devices. These features allow the use ofthese devices in a mixed 3.3 V and 5 V environment.

This device is fully specified for partial power-down applications using IOFF.The IOFF circuitry disables the output, preventing the damaging backflowcurrent through the device when it is powered down.

• Wide supply voltage range from 1.65 V to 5.5 V
• 5 V tolerant inputs for interfacing with 5 V logic
• High noise immunity
• Complies with JEDEC standard:
  • JESD8-7 (1.65 V to 1.95 V)
  • JESD8-5 (2.3 V to 2.7 V)
  • JESD8B/JESD36 (2.7 V to 3.6 V)
• ESD protection:
  • HBM JESD22-A114F exceeds 2000 V
  • MM JESD22-A115-A exceeds 200 V
• ±24 mA output drive (VCC = 3.0 V)
• CMOS low power consumption
• Latch-up performance exceeds 250 mA
• Direct interface with TTL levels
• Multiple package options
• Specified from -40 °C to +85 °C and -40 °C to +125 °C.

• 74VHC(T)541 - 八位元缓冲器/线路驱动器；3态
• 74AUP2G98GU - Low-power dual PCB configurable multiple function gate
• BLA8G1011L(S)-300(G) - Power LDMOS transistor
• 74AVC32T245EC - 32位双电源转换收发器，带可配置电压转换功能；3态
• TJA1022T - 双LIN 2.2/SAE J2602收发器
• PESD5V0F1BLD - 毫微微法拉级(Femtofarad)双向ESD保护二极管
• BZX585-B7V5 - 稳压器二极管
• 74AHC1G00GV - 2输入与非门
• PMEG4010EJ - 1 A极低VF MEGA肖特基势垒整流二极管
• 74AUP1G09 - 低功耗2输入与门，带开漏输出