The 74LVC2G16 provides two buffers.

Inputs can be driven from either 3.3 V or 5 V devices. These features allow the use ofthese devices in a mixed 3.3 V and 5 V environment.

This device is fully specified for partial power-down applications using IOFF.The IOFF circuitry disables the output, preventing the damaging backflowcurrent through the device when it is powered down.

• Wide supply voltage range from 1.65 V to 5.5 V
• 5 V tolerant inputs for interfacing with 5 V logic
• High noise immunity
• Complies with JEDEC standard:
  • JESD8-7 (1.65 V to 1.95 V)
  • JESD8-5 (2.3 V to 2.7 V)
  • JESD8B/JESD36 (2.7 V to 3.6 V)
• ESD protection:
  • HBM JESD22-A114F exceeds 2000 V
  • MM JESD22-A115-A exceeds 200 V
• ±24 mA output drive (VCC = 3.0 V)
• CMOS low power consumption
• Latch-up performance exceeds 250 mA
• Direct interface with TTL levels
• Multiple package options
• Specified from -40 °C to +85 °C and -40 °C to +125 °C.

• 74AHC(T)373 - 八进制D型透明锁存器；3态
• PCMFxUSB3S - Common-mode EMI filter for differential channels with integrated ESD protection
• 74LVTN16245BBX - 3.3 V 16位收发器；3态
• 74HC238D - 3至8线路解码器/解复用器
• PZU13B3 - 采用SOD323F封装的单倍齐纳二极管
• 1PS79SB17 - 4 V、30 mA低C_d肖特基势垒二极管
• BZV49-C18 - 稳压器二极管
• BLF882 - 超高频LDMOS功率晶体管
• BLF2425M7L(S)250P - 功率LDMOS晶体管
• SC16IS740/750/760 - 带有I2C总线/SPI接口、64字节发送和接收FIFO以及IrDA SIR内置式支持的单通道UART