The 74LVC1G16 provides a low-power, low-voltage single buffer.

The input can be driven from either 3.3 V or 5 V devices. This feature allows the use ofthis device in a mixed 3.3 V and 5 V environment.

This device is fully specified for partial power-down applications using IOFF.The IOFF circuitry disables the output, preventing the damaging backflowcurrent through the device when it is powered down.

Schmitt trigger action at all inputs makes the circuit highly tolerant of slower inputrise and fall times.

• Wide supply voltage range from 1.65 V to 5.5 V
• 5 V tolerant inputs for interfacing with 5 V logic
• High noise immunity
• Complies with JEDEC standard:
  • JESD8-7 (1.65 V to 1.95 V)
  • JESD8-5 (2.3 V to 2.7 V)
  • JESD8-B/JESD36 (2.7 V to 3.6 V)
• ESD protection:
  • HBM JESD22-A114F exceeds 2000 V
  • MM JESD22-A115-A exceeds 200 V
• ±24 mA output drive (VCC = 3.0 V)
• CMOS low power consumption
• Latch-up performance exceeds 250 mA
• Direct interface with TTL levels
• Inputs accept voltages up to 5 V
• Multiple package options
• Specified from -40 °C to +85 °C and -40 °C to +125 °C

• 74HC(T)1G66 - 单刀单掷模拟开关
• SC16C550B - 5 V、3.3 V和2.5 V的UART，带有16字节FIFO
• PZU22B2L - 单倍齐纳二极管
• 74LVC3G04 - 三路反相器
• BLP05H6150XR - Power LDMOS transistor
• PMEG6010ER - 1 A低V_F MEGA肖特基势垒整流二极管
• MF3MODH4101DA4 - MIFARE DESFire EV1非接触式多用途芯片
• 74HC2G86DC - 双路2输入异或门
• BSH205G2 - 20 V, P-channel Trench MOSFET
• 74AHC(T)1G126 - 总线缓冲器/线路驱动器；3态