The 74LVC1G16 provides a low-power, low-voltage single buffer.

The input can be driven from either 3.3 V or 5 V devices. This feature allows the use ofthis device in a mixed 3.3 V and 5 V environment.

This device is fully specified for partial power-down applications using IOFF.The IOFF circuitry disables the output, preventing the damaging backflowcurrent through the device when it is powered down.

Schmitt trigger action at all inputs makes the circuit highly tolerant of slower inputrise and fall times.

• Wide supply voltage range from 1.65 V to 5.5 V
• 5 V tolerant inputs for interfacing with 5 V logic
• High noise immunity
• Complies with JEDEC standard:
  • JESD8-7 (1.65 V to 1.95 V)
  • JESD8-5 (2.3 V to 2.7 V)
  • JESD8-B/JESD36 (2.7 V to 3.6 V)
• ESD protection:
  • HBM JESD22-A114F exceeds 2000 V
  • MM JESD22-A115-A exceeds 200 V
• ±24 mA output drive (VCC = 3.0 V)
• CMOS low power consumption
• Latch-up performance exceeds 250 mA
• Direct interface with TTL levels
• Inputs accept voltages up to 5 V
• Multiple package options
• Specified from -40 °C to +85 °C and -40 °C to +125 °C

• 74LVC2G16GX - Dual buffer gate
• PEMD3; PIMD3; PUMD3 - NPN/PNP配电阻晶体管；R1?=?10?kΩ，?R2?=?10?kΩ
• PH20100S - N沟道TrenchMOS标准电平FET
• BAV102; BAV103 - 单个通用开关二极管
• PZU22BL - 单倍齐纳二极管
• NZX6V8C - 单倍齐纳二极管
• BF621 - PNP高压晶体管
• PHPT61006PY - 100 V、6A PNP高功率双极性晶体管
• BUK714R1-40BT - N沟道TrenchPLUS标准电平FET
• PZU11B2L - 单倍齐纳二极管