The 74AUP3G16 is a triple buffer.

Schmitt trigger action at all inputs makes the circuit tolerant of slower input rise andfall times.

This device ensures a very low static and dynamic power consumption across the entireVCC range from 0.8 V to 3.6 V.

This device is fully specified for partial Power-down applications using IOFF.The IOFF circuitry disables the output, preventing a damaging backflowcurrent through the device when it is powered down.

• Wide supply voltage range from 0.8 V to 3.6 V
• High noise immunity
• Complies with JEDEC standards:
  • JESD8-12 (0.8 V to 1.3 V)
  • JESD8-11 (0.9 V to 1.65 V)
  • JESD8-7 (1.2 V to 1.95 V)
  • JESD8-5 (1.8 V to 2.7 V)
  • JESD8-B (2.7 V to 3.6 V)

• ESD protection:
  • HBM JESD22-A114F Class 3A exceeds 5000 V
  • MM JESD22-A115-A exceeds 200 V
  • CDM JESD22-C101E exceeds 1000 V
• Low static power consumption; ICC = 0.9 μA (maximum)
• Latch-up performance exceeds 100 mA per JESD 78B Class II
• Inputs accept voltages up to 3.6 V
• Low noise overshoot and undershoot < 10 % of VCC
• IOFF circuitry provides partial Power-down mode operation
• Multiple package options
• Specified from -40 °C to +85 °C and -40 °C to +125 °C

• PMEG2010EH_EJ_ET - 1 A极低VF MEGA肖特基势垒整流二极管
• BZX84J-B5V1 - 单倍齐纳二极管
• BC850C - NPN通用晶体管
• PNX1002EL - 软件可编程的视频DSP
• PESD1IVN-U - In-vehicle network ESD protection diode
• XC7SH02 - 2输入或非门
• 74HCT14PW - 十六进制反相施密特触发器
• 74AXP2G17GM - Low-power dual Schmitt trigger
• 74AUP1G19GM - 低功耗2选1解码器/解复用器
• PZU6.2B2 - 采用SOD323F封装的单倍齐纳二极管