The 74AUP2G16 provides two low-power, low-voltage buffers.

Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise andfall times across the entire VCC range from 0.8 V to 3.6 V.

This device ensures a very low static and dynamic power consumption across the entireVCC range from 0.8 V to 3.6 V.

This device is fully specified for partial power-down applications using IOFF.The IOFF circuitry disables the output, preventing the damaging backflowcurrent through the device when it is powered down.

• Wide supply voltage range from 0.8 V to 3.6 V
• High noise immunity
• Complies with JEDEC standards:
  • JESD8-12 (0.8 V to 1.3 V)
  • JESD8-11 (0.9 V to 1.65 V)
  • JESD8-7 (1.2 V to 1.95 V)
  • JESD8-5 (1.8 V to 2.7 V)
  • JESD8-B (2.7 V to 3.6 V)
• ESD protection:
  • HBM JESD22-A114F Class 3A exceeds 5000 V
  • MM JESD22-A115-A exceeds 200 V
  • CDM JESD22-C101E exceeds 1000 V
• Low static power consumption; ICC = 0.9 μA (maximum)
• Latch-up performance exceeds 100 mA per JESD 78 Class II
• Inputs accept voltages up to 3.6 V
• Low noise overshoot and undershoot < 10 % of VCC
• IOFF circuitry provides partial Power-down mode operation
• Multiple package options
• Specified from -40 °C to +85 °C and -40 °C to +125 °C

• BZX84-C68 - 稳压器二极管
• 74LVC1G53GT - 2通道模拟多路复用器/解复用器
• BZB84-C20 - 双倍齐纳二极管
• 74AUP2G86GT - 低功耗双路2输入异或门
• BZX79-C39 - 稳压器二极管
• NVT4555UK - SIM card interface level translator and supply voltage LDO
• 74AXP1G11GM - Low-power 3-input AND gate
• 74AUP2G08GF - 低功耗双路2输入与门
• TJA1051 - 高速CAN收发器
• 74HCT280DB - 9位奇数/偶数奇偶生成器/校验器