The 74AUP2G16 provides two low-power, low-voltage buffers.

Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise andfall times across the entire VCC range from 0.8 V to 3.6 V.

This device ensures a very low static and dynamic power consumption across the entireVCC range from 0.8 V to 3.6 V.

This device is fully specified for partial power-down applications using IOFF.The IOFF circuitry disables the output, preventing the damaging backflowcurrent through the device when it is powered down.

• Wide supply voltage range from 0.8 V to 3.6 V
• High noise immunity
• Complies with JEDEC standards:
  • JESD8-12 (0.8 V to 1.3 V)
  • JESD8-11 (0.9 V to 1.65 V)
  • JESD8-7 (1.2 V to 1.95 V)
  • JESD8-5 (1.8 V to 2.7 V)
  • JESD8-B (2.7 V to 3.6 V)
• ESD protection:
  • HBM JESD22-A114F Class 3A exceeds 5000 V
  • MM JESD22-A115-A exceeds 200 V
  • CDM JESD22-C101E exceeds 1000 V
• Low static power consumption; ICC = 0.9 μA (maximum)
• Latch-up performance exceeds 100 mA per JESD 78 Class II
• Inputs accept voltages up to 3.6 V
• Low noise overshoot and undershoot < 10 % of VCC
• IOFF circuitry provides partial Power-down mode operation
• Multiple package options
• Specified from -40 °C to +85 °C and -40 °C to +125 °C

• 74AUP2G98GU - Low-power dual PCB configurable multiple function gate
• PMEG4005CT - 500 mA低V_F双MEGA肖特基势垒整流二极管
• PZU6.2BL - 单倍齐纳二极管
• PESD3V3L1UA_UB_UL - 低电容单向ESD保护二极管
• BC857 - PNP通用晶体管
• NTB0101AGW - Auto direction sensing dual supply
• PDTC144WU - NPN配电阻晶体管；R1 = 47 kOhm，R2 = 22 kOhm
• 74ALVC573 - 八进制D型透明锁存器；3态
• 2PB709ASW - PNP通用晶体管
• 74AUP2G34GF - 低功耗双路缓冲器